Override parameters in SV package

SystemVerilog
6

In reply to dave_59:

Agreed! I release i was close to the edge. Thanks for your help!