Overlapped implication and nonoverlapped imlplication

SystemVerilog
,
3

In reply to Richard Hamer (EnSilica):

I wonder then why SV has this |=> operator when things can be done by using |-> operator.