Overlapped implication and nonoverlapped imlplication

SystemVerilog
,
2

In reply to dip0:

I believe they are functionally identical in this case.