Observe/Read the value of an internal signal of a submodule in my design

[dave_59]

In reply to verif_25:

See the probe example from my DVCon paper:

https://verificationacademy.com/resources/technical-papers/the-missing-link-the-testbench-to-dut-connection