In reply to muneebullashariff:
In what scenarios do we need to use parameterized delays and when do we need to use this variable delay (workaround)?
- Parameterized delays or repeat operators are typically used when configurations or modes can change prior to a simulation run, but are stable (no change) during the simulation. Modes can be things like low/hi power mode (affects response times), Design A vs Design B (e.g., fast or slow multiplier or IP), interface spec changes (may affect when expected information is received).
- Dynamic variable that define delays, though not often used, can be used as a substitute for parameterized delays when within a simulation run one may want to test different configurations or modes. Another example may be when the testbench informs the test interface the length of a message; this is done as a setup prior to the transmission or receipt of the message. The assertion can then may use of the value of that variable to adjust for the verification process.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 978-1539769712
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115