Need to Use Variable in Assertions ## Delay

SystemVerilog
22

In reply to ben@SystemVerilog.us:

See my updated comment above on the use of first_match()