Multiple inheritence in SV

[dave_59]

In reply to verif_learner:

I wrote a DVCon 2010 paper about it: A solution to the lack of multiple inheritance in SystemVerilog

SystemVerilog 2012 addressed the problem by adding interface classes. See this article about it.