Is task or automatic task synthesizable using verilog (not System Verilog)?

[dave_59]

In reply to Ayesha1:

It should be as long as all the statements inside the task (its body) are synthesizable as well. Understand that the body of code gets expanded into the always block that calls the task.