Is it possible to sample a signal on the same edge on which it was driven in sv?

[zhiyuanwang]

In reply to ben@SystemVerilog.us:

Hi, I just met the same issue. What’s your solution after then?