In reply to rajan passionate:
Yes, This TB is written in Verilog where we are using WBC signals to set the registers inside IP core. Actually I have to use this TB inside UVM environment. But I am not getting an idea that how can I use that TB inside UVM environment. This TB is driver for that core and only this TB can initiate the core.