Verification Academy
Inout port illegal connection error
UVM
error
,
inout
,
UVM
,
SystemVerilog
nrllhclb
June 25, 2019, 12:58pm
3
In reply to
chr_sue
:
unfortunately, i tried things which written by you, but it did not.
show post in topic