In reply to dave_59:
Thanks for reply. The top module(testbench) is written by others in verilog , and there are some task in the top module.
, and i want to do some verification with that task declared in the top module using system verilog. Therefore, I used the program block ,call that task in the program block.
By the way , are there methods to do this without using program block?