Implementing JK Flipflop in Verilog

In reply to kiru2006:

Still same error.