How to write the assertions

SystemVerilog
3

In reply to ben@SystemVerilog.us:

Thanks Ben for providing the answer. the answer you provide will give error if a is not asserted. but I dont need error if a is not asserted. please let me know how I can change the assertion for that.