How to write constraint to generate incremental 4 byte aligned addresses

SystemVerilog
3

In reply to dave_59:

Hi Dave,
Thank for the clarifications. 'h104 is not valid address.