How to use variable for forcing the path

SystemVerilog
,
3

In reply to Jeff_Li_90:
I think we will not be able to use generate block inside the method?