Verification Academy
How to use variable for forcing the path
SystemVerilog
SystemVerilog
,
systemverilog-Arrays
Jianfeng_0
March 11, 2022, 6:59am
2
In reply to
m_r_m
:
use generate block
show post in topic