How to use ==? in system verilog

SystemVerilog
6

In reply to Ravi Nagadia:

Thanks Ravi