How to use Generate loop inside Interface to create clocking block

SystemVerilog
, , ,
3

anybody pls give me idea,
how to assign one interface definition with two same address[31:0] and address[7:0] signal declaration in systemverilog