Verification Academy

How to use generate block in top module in UVM

generate, genvar, clockgeneraation, system-verilog-interface-generate, systemverilog-generate, UVM

Harsha_vardhan June 12, 2023, 12:08pm 3

Hi,
please check in this code

edaplayground.com

EDA Playground

Edit, save, simulate, synthesize SystemVerilog, Verilog, VHDL and other HDLs from your web browser.

show post in topic

Home
Categories
Guidelines
Terms of Service
Privacy Policy

Powered by Discourse, best viewed with JavaScript enabled