How to use assign inside $test$plusargs in systemverilog?

[dave_59]

In reply to GC:
You could do

assign iol.hb_valid_in = $test$plusargs("...somthing..") ? 'z : (...some_value...);