Verification Academy
How to prevent FIFO Overflow Check Assertion from triggering every clock
SystemVerilog
system-verilog-assertion
,
SVA
,
SystemVerilog
dave_59
April 7, 2023, 4:35am
2
In reply to
Earthling
:
disable iff (rst) @clk $rose(wr_en) |-> !full until !wr_en;
show post in topic