How to pass multi-bit variable in a SVA property's arguments?

SystemVerilog
, ,
4

In reply to atanu.biswas:

As long as the actual argument is legal for what gets substituted for WIDTH. (e.g. a literal constant or parameter).