How to pass multi-bit variable in a SVA property's arguments?

SystemVerilog
, ,
3

In reply to dave_59:

I have a query. Suppose I want to pass the width of the signal via the property’s formal argument as below, Is it legal?

property SAMPLE (WIDTH);
@(clk) signal to check == data[WIDTH-1:0]
endproperty