How to pass an interface in checker.. endchecker block argument?

[atanu.biswas]

In reply to ben@SystemVerilog.us:

Hello Ben,

Thanks for the reply. I understood that. There is one more question. Can we define parameters in Checker block like we do for modules?