How to OR a Dimension of a Multi-Dimensional Packed Array

SystemVerilog
, , ,
3

In reply to dave_59:

Thank you @Dave. Is this logic synthesizable in many tools?