How to instantiate the same assertion for multiple registers

SystemVerilog
,
3

In reply to dave_59:

Thanks Dave
Will appreciate if you could give me an example and show it being used in a genvar loop
Thanks in advance