How to instantiate the same assertion for multiple registers

SystemVerilog
,
2

In reply to sa_1:

Unfortunately there is no easy way to do this unless you can covert the register instance names into an array.