How to implement UVM testbench for DUT VHDL?

UVM
, ,
3

In reply to chr_sue:

Thanks for this reply, but what simulator could I use ?
EDA playground doesn’t support VHDL dut for UVM testbench,
Which simulator should I use for mixed language?