How to disable immediate assertions inside class?

SystemVerilog
,
6

In reply to ben@SystemVerilog.us:

Hi Ben,
Yes this should be the way but this does not work across different tools! Only 1 out of 3 tools work in that link.

sharvil,
Adding a switch seem to be only possible solution for this.