How to check a signal to be one for 'n' clocks in SVA

SystemVerilog
, ,
5

In reply to ben@SystemVerilog.us:

(a==1’b1, v=v-1’b1) this will work as an and ? what is purpose of ##0’s . We can not do it using $stable?

Chandru