How to check a signal to be one for 'n' clocks in SVA

SystemVerilog
, ,
4

In reply to raku:

You’re correct, my mistake.
Thanks for the update
Ben