How to change value of the variable which we have given the value using `define?

SystemVerilog
, ,
4

In reply to Vyom:

Yes You can. Using `define along with parameter

`define P 2
module tb;

parameter T=`P;

initial
$display (T);

Use below switch along the compilation command line
+define+P=20

The value of parameter T now becomes 20