Verification Academy
How to change value of the variable which we have given the value using `define?
SystemVerilog
SV
,
generate-macro-define
,
SystemVerilog
rgarcia07
April 27, 2017, 6:02am
2
I believe that in the simulator command line just add +define+NAME_OF_MACRO=VALUE
HTH,
Ronald
show post in topic