How to bind parameterized module

SystemVerilog
4

In reply to dave_59:

Hi All,

Can we bind three components simultaneously? Like,

bind DUT_Isnt Assertion_module intf_h bind_sign(.*)

if not then is there any suitable way to access interface handle in assertion module file?