Verification Academy
How to bind a SV interface signal to a VHDL type?
SystemVerilog
vopt-2245
,
bind-interface-vhdl
,
SystemVerilog
satishsa
November 24, 2016, 4:13pm
3
In reply to
Srini @ CVCblr.com
:
Beautiful! Thank you sir!
show post in topic