How to bind a SV interface signal to a VHDL type?

SystemVerilog
, ,
3

In reply to Srini @ CVCblr.com:

Beautiful! Thank you sir!