How to bind a SV interface signal to a VHDL type?

SystemVerilog
, ,
2

In reply to noobuntu:

You are lucky to be using Questa as it has native support this scenario - see: EDA Software, Hardware & Tools | Siemens Software

That white-paper has a similar example like yours.

Good Luck
Srini
www.verifworks.com