How can two interface have the same clock and reset?

[chr_sue]

In reply to saritr:

You’ll have the instances of both interfaces in the toplevel module.
If you are generating clk and rst in this moule you have to connect them to the interface signals accordingly.