In reply to Mark Curry:
We already have constructs in SystemVerilog that can handle these kinds of of requirements. They are called classes. Just by passing a handle, we can connect bundles of variables together. We know they can be synthesized as SystemC has shown us, but we’re still waiting for support in SystemVerilog. We’ve been waiting for synthesis and place&route tools to handle arrays of wires for 30 years.