Hi all I have a simple question I couldnt find it in the LRM or anywhere what does this operator (<->) exactly do?

SystemVerilog
4

In reply to dave_59:

How different is ↔ from ==