Help with assertion inside always@(*) combinational block alongside with for loop

In reply to ben@SystemVerilog.us:

What are the two assert() inside always_comb block trying to achieve ?