In reply to ben@SystemVerilog.us:
What are the two assert() inside always_comb block trying to achieve ?