Help with assertion inside always@(*) combinational block alongside with for loop

[feiphung]

In reply to ben@SystemVerilog.us:

I am new to UVM.

I do not know what your uvm code is trying to achieve.
Could you write a few lines of comments on the UVM code itself ?