[Formal] SVA: how to localize assumptions for a particular SVA

[ssureshgverifier]

In reply to ben@SystemVerilog.us:

Thnx Ben, but the question is more on formal verification