Force a signal

SystemVerilog
, ,
2

In reply to withankitgarg:

Use big case

case(bit_sel)
0: force TOP.DUT…BUS_TO_BE_FORCED[0] = …
…etc