Force a bunch of internal signals when there another particular signal goes high

SystemVerilog
, ,
1

How to force a bunch of internal signals when there another particular signal goes high?
is there a way to monitor a signal in an ongoing sim and when a particular change occurs force a bunch of other signals?

2

Read section 10.6 of the SystemVerilog LRM that discusses procedural continuous assignments.

3

thank you.