For loop in system verilog

In reply to ibrahim_hussain:

Dave it will be very useful if you help me in any way of scripting or automation which I can use in my SV class to solve this issue. Thanks in advance