For loop in system verilog

In reply to dave_59:

Thanks Dave. I got your point. Actually these are the bit blasted signals of the netlist which I am trying to assign to a vector. So rather than making assignment bit by bit and to reduce the code size I wanted to use some loop but I understand is no way to run any kind of loop to perform this task.