For Dpram . how i can write a constraint block using both random write and random read signals such that write should come first and later read signal

[juhi_p]

In reply to Subrahmanyam:
for that, additional constraint has to be written where rd_en must be asserted when rd_addr is already written.will think through it.