ERROR: Variable(SV: logic/bit) is assigned by multiple continuous statements

[dave_59]

In reply to cgales:

Also see What's the deal with those wire’s and reg’s in Verilog - Verification Horizons