ERROR: Variable(SV: logic/bit) is assigned by multiple continuous statements

SystemVerilog
,
2

In reply to Yasmine4:

You have two assign statements to MySignal. Which one would you expect to take priority? This is why an error is generated.

Perhaps you want:


assign MySignal = (input1 | input2) ? 1'b1 : 1'b0;